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The goal of this project is to investigate
InAIAs/n -InGaAs Metal-Insulator-Doped channel
Field-Effect Transistors (MIDFETs) on InP. These
devices are of great interest for applications in long-
wavelength lightwave communication systems and
ultra-high frequency high-power microwave tele-
communications.
InAIAs/InGaAs Modulation-Doped Field-Effect
Transistors (MODFETs) on InP represent a prom-
ising choice for a variety of microwave and pho-
tonics applications. The outstanding transport
properties of InGaAs have yielded devices with very
low-noise and high-frequency characteristics.2
Unfortunately, the low breakdown voltage of
InAIAs/InGaAs MODFETs on InP (typically less
than 5 V) severely restricts their use in medium-
and high-power applications.2 Additionally, in InP
photonics receivers based on Metal-Semiconductor-
Metal (MSM) photodiodes, one must use a separate
high voltage supply to operate the photodetectors
because they typically require several volts across
them to achieve a high-quantum efficiency.3
A device strategy with great potential for power
handling is the InAIAs/n+-lnGaAs MIDFET featuring
an undoped insulator and a thin, heavily-doped
channel.4 Our research over the last few years at
MIT on the physics and technology of this device
has revealed that its breakdown voltage, VB, is
large and can be engineered using pseudomorphic
1 Fujitsu Laboratories, Atsugi, Japan.
2 L.D. Nguyen, L.E. Larson, and U.K. Mishra, "Ultra-High-Speed Modulation-Doped Field-Effect Transistors: A Tutorial Review," Proc.
IEEE 80(4): 494-518 (1992).
3 J.H. Burroughes and M. Hargis, "1.3 [pm InGaAs MSM Photodetector with Abrupt InGaAs/InAlAs Interface," IEEE Phot. Tech. Lett.
3(6): 532 (1991).
4 J.A. del Alamo and T. Mizutani, "An In052Alo0 As/n -InoGa, 47As MISFET with a Heavily-Doped Channel," IEEE Electron Device Lett.
EDL-8(11): 534-536 (1987).
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insulators5 and quantized channels. 6 This is in addi-
tion to having a comparable frequency response to
MODFETs of similar gate lengths.7
During 1992, we investigated the physics of break-
down in InAIAs/n+-InGaAs MIDFETs. We devel-
oped a hypothesis for the breakdown mechanism in
this device that explains our experimental observa-
tions to date. We verified our hypothesis by carrying
out detailed breakdown measurements as a func-
tion of temperature. Our work required the develop-
ment of a breakdown measuring technique that was
unambiguous, safe, and reliable. The following
sections describe in greater detail our technical
findings and conclusions.
2.2 Drain-current Injection Technique
for the Measurement of Breakdown
Voltage
Precise knowledge of the breakdown voltage, VB, of
a device, including an unambiguous definition of
breakdown and a reliable and safe measuring tech-
nique, is essential for application of a device in a
circuit environment. However, the FET literature
contains many inconsistent definitions of break-
down. In addition, most measuring techniques are
ambiguous, not amenable to automation, and can
easily result in device destruction. In this section, a
new technique of measuring the breakdown voltage
of FETs is presented. Its application to
InAIAs/n+-InGaAs MIDFETs is demonstrated.
This new technique, drain-current injection tech-
nique, uses a semiconductor parameter analyzer
HP4145B with the device biased in a configuration
schematically illustrated in figure 1. To measure
breakdown, a fixed predefined current is injected
into the drain, the gate-source voltage is ramped
down from a strong forward bias to below threshold,
and VDs and IG are monitored. In this manner, the
device goes from the linear regime through the sat-
uration region and into breakdown. This is analo-
gous to tracing the locus of VDS versus VGS at a
fixed ID on the output I-V characteristics. As illus-
trated below, the drain-source breakdown voltage
VB(D-S) is the peak drain-source voltage obtained in
5 S.R. Bahl, W.J. Azzam, and J.A. del Alamo, "Strained-Insulator
IEEE Trans. Electron Dev. 38 (9): 1986-1992 (1991).
Figure 1. Schematic circuit diagram for implementation
of the drain-current injection technique for measuring
breakdown voltage in FETs.
this scan, and the drain-gate breakdown voltage
VB(D-G) is the drain-gate voltage at IG = - ID.
We illustrate this technique on one of our devices in
figure 2, which is a plot of VDS, VDG, and IG versus
VGS for ID = 1 mA/mm at room temperature. For
values of VGS above Vt = - 0.6V, both VDS and VDG
are relatively small and IG = 0. At VGS around V,,
both VDS and VDG rise sharply and IG starts
becoming significant. At about VGS =- 1 V , VDS
peaks. This is the drain-to-source breakdown
voltage of the device. At a more negative VGS, IG
becomes 1 mA/mm, and the source current
becomes zero. This defines the drain-to-gate break-
down voltage VB(D-G). Because of the well-defined
nature of these two critical voltage points, they can
be extracted using a computer, making this tech-
nique easily automatable.
Our drain-current injection technique also provides
insight into the physics of breakdown. This is dis-
cussed in more detail in the next section of this
chapter. Figure 2 shows that when this particular
device reaches breakdown, the source current goes
to zero and VDG saturates. This shows that the
device breakdown is being governed by a drain-to-
InAI,_xAs/n-In 0osGao,0 As Heterostructure Field-Effect Transistors,"
6 S.R. Bahl and J.A. del Alamo, "Breakdown Voltage Enhancement from Channel Quantization in InAIAs/n'-InGaAs Heterostructure
Field-Effect Transistors," IEEE Electron Dev. Lett. 13(2): 123-125 (1992).
7 S.R. Bahl, B.R. Bennett, and J.A. del Alamo, "Doubly-Strained Ino,,Al,,As/n-In,,sGa13As HFET with High Breakdown Voltage," IEEE
Electron Dev. Lett. 14(1): 22-24 (1993).
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Figure 2. Illustration of drain-current injection technique
in InAIAs/n+-InGaAs HFET: VDG, VDS, and IG versus VGS-
The peak of VDs is VB(D-S), and the point at which
IG = 1mA/mm is VB(D-G)-
gate breakdown mechanism rather than by a
channel or source-to-drain breakdown phenom-
enon. This is not always the case, and, in fact, at
very low temperatures, most of our devices are
governed by a channel breakdown mechanism.
To conclude this section, we have presented a new
method of measuring the breakdown voltage in
FETs. This simple technique provides unambig-
uous determination of VB(D-S) and VB(D-G). The
current through the device is limited to a prespeci-
fied value so that risk to fragile devices is mini-
mized.
2.3 Physics of Breakdown in
InAIAs/n*-InGaAs HFETs
We have performed a detailed study of the physics
of breakdown of InAIAs/n+-InGaAs MIDFETs. In
brief, our research reveals that, similar to
heterojunction avalanche photodiodes, breakdown
in these devices is a two-step process (see figure
3). First, electrons are injected from the gate into
the channel through thermionic emission or
thermionic-field emission. Second, the electrons
entering the channel are very hot and release their
energy in an impact-ionization process which starts
avalanche breakdown in the channel. This hypoth-
esis explains our experimental observations to date
and also the low breakdown voltage of
InAIAs/InGaAs MODFETs.
Figure 3. Schematic illustration of the postulated break-
down process in InAIAs/n*-InGaAs MIDFETs. With a
strong reverse bias between the gate and the drain, hot-
electrons are injected from the gate to the channel
through a thermionic or thermionic-field emission process(step 1), and, as they relax in the channel, they cause
impact-ionization in the channel (step 2).
The devices used in this study are based on a
MBE-grown heterostructure on S.I.-InP. As shown
in figure 4, their structure consists of (bottom to
top), a 1000 A Ino0 5 2AI0.48As buffer, a
75 A In0. 53Ga0.47As subchannel, a 100 A n+(4 x 1018 cm-3 ) - In0.53Ga0.47As channel, a 300 A
undoped Ino.41A10. 59As insulator, and a 50 A
undoped In0.53Gao.47As cap. HFETs with
L= 1.9 tm and Wg = 30 im were studied. Both
drain-source breakdown voltage, VB(D-S), and drain-
gate breakdown voltage, VB(D-G), were measured
using the drain-current injection technique pre-
sented in the previous section as a function of tem-
perature.
At approximately room temperature, the breakdown
voltages show a negative temperature coefficient
with VB(D-G) increasing from 12.8 V at 360 K to 24.7
V at 260 K (see figure 5). VB(D -S tracks VB(D-G),
and increases from 11.1 V to 23.5 V. Measure-
ments of IG showed that for the temperature range
260 K-360 K at drain-source breakdown, all the
8 S.R. Bahl, B.R. Bennett, and J.A. del Alamo, "A High-Voltage, Doubly-Strained In,,,Alos5 As/n-Ino,,Gao As HFET," paper presented at
the Fourth International Conference on InP and Related Materials, Newport, Rhode Island, April 20-24, 1992, pp. 222-225.
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Figure 4. Schematic of device
our breakdown studies.
heterostructure used in
injected current flows from drain to gate (see figure
5). At these temperatures, drain-gate breakdown
limits the value of the drain-source breakdown
voltage. The temperature dependence that is meas-
ured is also incompatible with a simple impact
ionization process in the channel.
To understand the relevant physics, we examined
in detail the temperature dependence of IG at the
onset of breakdown. An Arrhenius plot of In(IG/T 2 )
was generated for VDG steps from below VT (-0.8 V)
through VB(D-G) at 300 K (16 V), as shown in figure
6. Data from the locus of the drain-current injection
technique (ID = 1 mA/mm) was used. The gate
current was found to be thermally activated with an
activation energy of 0.41-0.46 eV, regardless of
VDG. This value is consistent with electron
thermionic-field emission across the barrier as the
breakdown limiting mechanism. The relatively con-
stant activation energy exhibited from below
threshold until breakdown implies that the voltage
supported by the insulator does not change once
the channel has been depleted. Instead, the excess
voltage is supported by the lateral fields in the
drain-gate gap. Measurements using a gated
Hall-bar structure (essentially a long gate-length
FET with taps directly into the channel) confirmed
this hypothesis.
AuGeNi
Ohmic Ti / Pt/Au Gate Ti / Pt/Au Pad
Contact
50 A Ino.53Gao.47As
300 A InO4AAla.5sAs
100 n- Ino. 53Ga.4 7As 4X 10 cm-3
75 a In.s5 3Gao.47As
1000 X In0 52Al.4As
SI InP
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Figure 5. Drain-to-source breakdown voltage, drain-to-
gate breakdown voltage, and gate current at drain-to-
source breakdown voltage versus temperature.
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Figure 6. Arrhenius plot of gate current as a function of
VDG. The corresponding activation energy is indicated in
the diagram.
The simultaneous occurrence of impact-ionization
was established by detecting holes directly with a
negatively biased sidegate in a specially designed
structure, as shown in figure 7. The drain-current
injection technique at ID = 1 mA/mm was used, and
the sidegate and gate currents monitored. The rise
and saturation of the sidegate current coincides
with the rise and saturation of the drain-gate
voltage and drain-gate current. Since a very nega-
tive voltage has been applied to the sidegate, only
holes can contribute to the sidegate current. This
observation therefore verifies the occurrence of hole
generation in the channel in an impact ionization
process.
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Figure 7. Sidegate current ISG, gate current, and VDG as
a function of VGs in a sidegate structure for ID = 1 mA/mm.
The correlation between ISG and IG for VSG =-20 V
unmistakably indicates the existence of holes in the
channel.
Our hypothesis, pictorially sumarized in figure 3,
explains our previously observed results which
show that both the insulator and channel para-
meters affect VB. VB increases if (1) the Schottky
barrier height of the insulator is enhanced 9 (lower
thermionic emission), (2) the channel bandgap is
enlarged1 o (lower multiplication), and (3) the
channel doping is decreased 1  (decreased
thermionic emission resulting from a higher voltage
across the insulator at threshold). Now our hypoth-
esis can be used as a guiding principle for further
improvements of the breakdown voltage of
InAIAs/n+-InGaAs MIDFETs.
A combination of thermionic (field) emission and
impact-ionization is also likely to limit the break-
down voltage in InAIAs/InGaAs MODFETs, since in
these devices, doping the insulator results in a
reduced barrier to electron flow. This might pose a
fundamental limit to the engineering of
InAIAs/InGaAs MODFET breakdown voltages.
9 S.R. Bahl, W.J. Azzam, and J.A. del Alamo, "Strained-Insulator InAI,_As/n-Ino53Ga,,As Heterostructure Field-Effect Transistors,"IEEE Trans. Electron Dev. 38 (9): 1986-1992 (1991).
10 S.R. Bahl and J.A. del Alamo, "Breakdown Voltage Enhancement from Channel Quantization in InAIAs/n -InGaAs Heterostructure
Field-Effect Transistors," IEEE Electron Dev. Lett. 13(2): 123-125 (1992); S.R. Bahl and J.A. del Alamo, "An Inos52AI,As/n--lnxGa, ,AsHeterostructure Field-Effect Transistor with an In-Enriched Channel," Proceedings of the Second International Conference on InP and
Related Compounds, Denver, Colorado, April 23-25, 1990, p. 100.
11 S.R. Bahl, B.R. Bennett, and J.A. del Alamo, "A High-Voltage, Doubly-Strained In,,,Al,,,As/n -In 0 Gao3As HFET," paper presented at
the Fourth International Conference on InP and Related Materials, Newport, Rhode Island, April 20-24, 1992, pp. 222-225.
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